Abstract
Introduction
The problem of automatic test pattern generation (ATPG) for a target fault in a circuit is to find a set of assignments at the primary inputs such that the fault is excited, and the fault effect is propagated to the primary output(s). In the past two decades, tremendous progress has been made on the design of efficient ATPG al,gorithms, which can be broadly categorized as structural, algebraic, or satisfiability-based.
Structural algorithms [9, 101 directly analyze the galte-level description of a circuit and implicitly enumerate possible input combinations to find test patterns. Extensions of these techniques to generate two-pattern tests for delay faults are also well studied [8, 141 . Efficiency of these approaches often relies on the "bags of tricks" to avoid entering the non-solution area [5] .
An algebraic algorithm converts the test generation problem into an algebraic formula and applies algebraic techniques to simplify and then solve the formula to obtain a test. Early algebraic techniques based on Boolean diflerence [18] were not practical due to their high computational complexity. Recent developments in efficient circuit representations by bznary decision diagrams (BDUs) [4] have inspired many algebraic ATPG algorithms for single stuck-at faults [19, 201 and delay faults [l] . These techniques work well for circuits that can be efficiently represented by BDDs. For some circuits, however, the BDD representations are impractically large, making the BDD-based techniques inapplicable to these circuits.
Satisfiability-based algorithms [5, 12 , 211 translate the test generation problem into a formula in conjunctive normal form (CNF) [7] . A branch-and-bound strategy is then used to find a satisfying assignment, which corresponds to a test for the target fault. The performance of the implementation described in [21] compares favorably to the best known structural algorithms. An extension of satisfiability-based ATPG algorithms to generate robust tests for path delay faults has been reported in [16] . It was proven that a robust path delay fault in a circuit is detectable, if and only if an equivalent stuck-at faullt is detectable in a modified circuit, which has at most four times the number of gates in the original circuit. A robust test for the path delay fault can then be determined by generating a test for the equivalent stuck-at fault in the modified circuit using the technique described in [21] . Typically, 70% to 80% of the overall test generation time for stuck-at faults is spent on CNF fornnula extraction. In test generation for single stuck-at faults, the time required for formula extraction is compensated by a faster satisfiability solver. A test generator for path delay faults, however, may need to consider an exponential number of paths. Due to this fact, a. large amount of time is spent on CNF formula extraction using the approach described in [16] , thereby adversely affecting the overall test generation time for circuits with a large number of paths. This paper describes a new CNF formulation for path delay faults that can be extracted much more efficiently, making it prtactical for circuits with a large number of paths. Unlike other satisfiability-based techniques, the proposed formulation needs to extract the formula only once for each cone. All path delay faults in a cone use the same CNF formula merely by making appropriate on-path and off-path value assignments before solving the CNF formula. Experimental results show tremendous time saving on formula extraction compared to other similar techniques. This also leads to significant savings on overall test generation time, especially for circuits with many paths but few outputs. The proposed formulation has also been modified to generate different types of tests for path delay faults, e.g. hazard-free robust, robust, and non-robust tests [15] .
The paper is organized as follows. Section 2 describes the basic terminology used in this paper. Formulation of the ATPG problems for stuck-at faults and path delay faults as the Boolean satisfiability problem is presented in Sections 3 and 4 
ATPG Formulation: Stuck-at Faults
Test generation based on satisfiability can be divided into two independent steps: extraction of the CNF formula and identification of a satisfying assignment. This section describes CNF formula extraction for single stuck-at faults. Much of the description is due to [la] and is included here to delineate later discussion on test generation for path delay faults.
First, consider a 2-input AND gate represented in equation form by y = ab. Alternatively, the equation can be written in CNF as
Note that only the values in the truth table of an AND gate, where the output y has a determined binary value 0/1, can satisfy the CNF formula. The CNF formulas for other basic gates with multiple inputs can be derived similarly.
A Boolean network consists of gates interconnected
by wires with possible fanout stems. The network can 
To detect a fault, the fault site must have different values in the good and faulty circuits, and the fault effect must be propagated to the primary output(s). CgCfCadaZdf ya = 1.
( 5 )
Simple branch-and-bound heuristics can then be used to search for satisfying assignments. One possible solution
The technique described in [16] to generate a robust te,st for a path delay fault uses the above formulation to firid a test for an equivalent stuck-at fault in the modified circuit. The equivalent stuck-at fault is located on the I-edge of the target path P , which is either a primary input or the output of an inverter fed by a primary input. In general, a stuck-at fault away from the primary outputs requires more memory to store the CNF formula and it may be harder to find a satisfying assignment, when compared to another fault closer to the primary outputs. In the following section, we will show how faulty and active variables can be eliminated in the proposed ATPG formulation for path delay faults.
Proposed ATPG Formulation: Path Delay Faults
CNF formula extraction for a path delay fault has the following major differences from that for a stuckat fault: (1) the logic system used to represent signal vahes is different; (2) the fault propagation path of a path delay fault is known; and (3) a path delay fault can be detected by satisfying the on-path and off-path vahes. Due to the last two differences, extracting the CNF formula for a path delay fault is in fact simpler than that for a stuck-at fault as will be shown below.
Logic Systems
Many logic systems, which range from 5-valued to 23-valued, have been proposed in the literature [2, 8, 13, 141. The proposedl formulation uses the 7-valued logic system L7 proposed in [13] . According to [8] 
Normal Circuit
For a 2-input A,ND gate represented by y = ab, the two-tuples (U', U"), (b", b"), and (y", y") are used to represent the codes on lines a , b, and y, respectively. Based on the implication table in Table 1 and the encoding in  Table 2 , the variables y" and y" can be represented by
Equivalently, the two equations can be written as Note that only those values in Table 1 , where both ys and y" have determined binary values, can satisfy the CNF formula. The CNF formulas for other basic gates can be derived similarly. For a 2-input basic gate, there are 9 clauses in its CNF formula extracted for delay testing, of which i' clauses have 3 literals and 2 clauses have 2 literals. A 1-input gate (an inverter or a buffer) is a special case which has 4 clauses, each with 2 literals.
A direct extension of the above approach to derive the CNF formula for an n-input basic gate leads to an exponential number of terms. Alternative, an n-input basic gate can be decomposed into ( n -1) 2-input gates as shown in Figure 3 . Such a decomposition neither changes the number of paths in the circuit nor does it During test generation, the literals are assigned values corresponding to the necessary conditions to detect the target path delay fault. By carefully implementing the path enumeration algorithm, the computation required to determine the necessary conditions for each path delay fault can be kept small. During traversal of the circuit to enumerate a path P I , the necessary assignments to detect a delay fault on PI can be stored in a stack. Since only a few nodes need to be modified in depth-first search to identify the next path P2, the stack can be updated incrementally and the necessary conditions for P2 can be quickly determined.
Fault Excitation
Different types of tests for path delay faults have been proposed in the literature. In this paper, we consider three kinds of two-pattern tests: restricted delay I O R~N O R 11 so I [17] , robust tests, and non-robust tests, which differ on the constraints on the off-path input values as shown in Table 3 . These off-path input constraints can be uniformly represented by fixing the variables for the off-path inputs before solving the CNF formula to find the two-pattern tests.
Consider the circuit shown in Figure 4 , which can be written in CNF by A robust test for the slow-to-rise delay fault on path a-d-y can be generated by fixing the on-path vari- to Eq. 11. A possible satisfying assignment is given by
Using the same CNF formula, a non-robust test for the same path delay fault can be generated by changing the off-path variables:
A possible satisfying assignment is given by (a', a") 
Since the circuit in Figure 4 has a single output, the CNF formula extracted in Eq. 11, together with additional clauses corresponding to the necessary conditions for detection of the target fault, can be used to generate tests for other path delay faults in the circuit. For example, to generate a robust test for the slowto-rise delay fault on the path c-aI-d-y, the clause can be added to Eq. 11. Since no satisfying assignment can be found, no robust test exists for the path delay fault. However, by adding the clauses ~' c " i ? i~a~~d " i j ' y " u " b " F to Eq. 11, a nonrobust test { U = 21, b = 21, c = Sl} can be derived for the path delay fault. 
Boolean Satisfiability
After an ATPG problem has been converted into a satisfiability problem, any satisfiability solver can be used to find a satisfying assignment that corresponds to a valid test, irrespective of the original circuit structure and the types of tests desired. Efficient branchand-bound algorithms have been developed to avoid the exponential worst-case run time foir solving the satisfiahility problem. Extensive experiments have been performed in [all to compare different search strategies that determine variable order for branching. In [5], the transitive closure of the implication graph derived from the 2-clauses in a CNF formula is used to determine global signal dependencies. These techniques can be applied directly to solve the CNF formulas extracted for path delay faults.
Experimental Results
The proposed ATPG program for path delay faults has been implemented and tested on the combinational piirts of the ISCAS89 [3] circuits. The experimental results presented in the following are obtained using an HP-710 with 32 Mbytes of memory. The program consists of a front-end clause extractor that extracts the CNF formulas from the gate-level descriptions of the circuits. A path delay fault is activated by fixing values at the on-path and off-path inputs. Three kinds of two-pattern tests -RDTPs, robust tests, and nonrobust tests -can be generated in current implementation. The satisfiability solver is based on the implementation in [21] , originally integrated in an ATPG for single stuck-at faults.
The experimental results for test generation of robust tests are shown in Table 4 . After the circuit name, the number of detected, untestable, and aborted path delay faults are shown in columns 2-5, respectively, followed by the total number of faults considered. In the experiments, each path delay fault is individually targeted. Note that the proposed technique is able to find a robust test or prove that no robust test exists for every path delay fault in these circuits. Columns 6-7 show the time spent on extraction of CNF formulas (CNF) and identification of satisfying assignments (SAT), followed by the total test generation time. The percentage of the formula extraction time over the total test generation ti,me is also included. As shown in the table, formula extraction (CNF) accounts for 10% of the total computstion time on the average, compared to 63% reported in [16] . The formula extraction time can be reduced significantly, because the formula extraction needs to be performed only once for each cone and the necessary conditions to detect the path delay faults can be quickly determined and updated.
One important feature of the proposed technique is that the time spent on formula extraction does not grow rapidly with the number of paths in the circuit. Consider the circuits s1238 (with 428 gates and 32 outputs) a.nd s1423 (with 490 gates and 79 outputs) in Table 4 . The number of paths in s1423 is about 12.6 times that in ~1238. Though s1423 has more gates and outputs than ~1238, the formula extraction time for s1423 is only about 7.7 times that for ~1238, while the percentage of the formula extraction over the total test generation time increases only slightly from 5.12% to 5.62%.
Similar experiments have been performed to generate RDTPs and non-robust tests for the benchmark circuits. The results can be found in [6]. In summary, no fault is aborted for all types of tests and the number of untestable faults increases (decreases) as more (less) restricted tests are generated for the path delay faults. The total run time and the percentage of the formula extraction over the total run time are about the same for different types of tests for path delay faults.
Concliisioin
In this pa,per, the problem of ATPG for path delay faults has been converted to a Boolean satisfiability problem. An.y set of input assignments that satisfies the CNF formula is a test for the target fault. The proposed formulation is simpler and faster than the technique proposed in [16] Unlike their technique which extracts the CNF formulab for each path delay fault, the proposed formulation needs to extracts the CNF formula only once for each cone. All path delay faults in the same cone can use the same CNF formula, but only differ on the on-path and off-path input constraints. Experimental results show tremendous time savings on formula extraction. The proposed formulation has also been modified to generate other types of tests for path delay faults.
Satisfiability-based ATPG algorithms have the advantages of simplicity and uniformity, and is very well suited for path delay faults because no faulty or active variables is required. The formula extraction time is proportional to the number of circuit's outputs and is typically small even for circuits with a large number of paths. The proposed formulation can also be used to solve many design-for-testabzlzty problems. Some preliminary results can be found in [SI. 
